Treffer: Benchmarking parallel programming for single-board computers.

Title:
Benchmarking parallel programming for single-board computers.
Authors:
Hoffmann, Renato B.1 (AUTHOR) renato.hoffmann@edu.pucrs.br, Griebler, Dalvan1 (AUTHOR) dalvan.griebler@pucrs.br, Righi, Rodrigo da Rosa2 (AUTHOR) RRRIGHI@unisinos.br, Fernandes, Luiz G.1 (AUTHOR) luiz.fernandes@pucrs.br
Source:
Future Generation Computer Systems. Dec2024, Vol. 161, p119-134. 16p.
Database:
Business Source Premier

Weitere Informationen

Within the computing continuum, SBCs (single-board computers) are essential in the Edge and Fog, with many featuring multiple processing cores and GPU accelerators. In this way, parallel computing plays a crucial role in enabling the full computational potential of SBCs. However, selecting the best-suited solution in this context is inherently complex due to the intricate interplay between PPI (parallel programming interface) strategies, SBC architectural characteristics, and application characteristics and constraints. To our knowledge, no solution presents a combined discussion of these three aspects. To tackle this problem, this article aims to provide a benchmark of the best-suited parallelism PPIs given a set of hardware and application characteristics and requirements. Compared to existing benchmarks, we introduce new metrics, additional applications, various parallelism interfaces, and extra hardware devices. Therefore, our contributions are the methodology to benchmark parallelism on SBCs and the characterization of the best-performing parallelism PPIs and strategies for given situations. We are confident that parallel computing will be mainstream to process edge and fog computing; thus, our solution provides the first insights regarding what kind of application and parallel programming interface is the most suited for a particular SBC hardware. • Higher Last Level cache and memory bandwidth can increase parallelism scalability. • Heterogeneous hardware has better performance with dynamic resource allocation. • Graphical Processing Units require reducing kernel register usage in addition to memory footprint. • Static resource allocation increases performance with exceeding resources. • big.LITTLE cores increase stream processing performance. [ABSTRACT FROM AUTHOR]

Copyright of Future Generation Computer Systems is the property of Elsevier B.V. and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.)